A Proposed Capacitor Voltage-Balancing Strategy for Double-Y STATCOM Operated Under Unbalanced Conditions

Ehsan Behrouzian, Massimo Bongiorno *Chalmers University of Technology* Göteborg, Sweden ehsan.behrouzian@chalmers.se massimo.bongiorno@chalmers.se

Jan R Svensson, Aravind Mohanaveeramani *ABB Corporated Research* Västerås, Sweden jan.r.svensson@se.abb.com aravind.mv@se.abb.com

*Abstract***—This paper proposes a novel capacitor voltagebalancing strategy for the double-Y MMC STATCOM operated under unbalanced conditions. The proposed method, based on zero-sequence voltage injection, manipulates the current distribution between the converter arms to minimize the converter ratings. The proposed balancing strategy is compared with the classical approach based on controlling the circulating dc currents. For the same unbalanced conditions, the proposed strategy leads to lower energy rating for the converter as compared with the classical one, while the semiconductor ratings remain the same in both strategies. Theoretical findings are verified through simulation results.**

*Index Terms***—modular multilevel converters, double star converter, STATCOM, converter rating, capacitor voltage balancing, unbalanced conditions**

I. INTRODUCTION

The static synchronous compensator (STATCOM) is an important member of flexible ac transmission systems (FACTS) family and is utilized for reactive power support and dynamic voltage control. Modular multilevel converters (MMCs), based on series connection of single-phase converter cells, are today the industrial standard for high-power and high-voltage applications, such as STATCOM and HVDC. One challenge with MMCs is the cell-capacitor voltage balancing, especially when the converter is operated under unbalanced system conditions.

In case of STATCOM applications, the most common MMC topology is the Cascaded H-Bridge (CHB) converter [1], where the three converter branches can be connected either in star (CHB-Y) or in delta (CHB- Δ). For these configurations, capacitor-voltage balancing is achieved by controlling either the zero-sequence voltage in case of star [2], [3] or current in case of delta [4], [5]. Literature reports that CHB presents a singularity point that results in very large (up to infinity) demand for the zero-sequence component to keep capacitorvoltage balanced under certain unbalance condition [6], [7]. This represents a limitation for the CHB, especially when considering that new grid codes require negative-sequence current support from the STATCOM [8]. The double-Y MMC

The financial supports provided by Energimyndigheten and ABB are gratefully acknowledged.

(YYMMC) does not have the limitations associated with the CHB and is, therefore, an attractive alternative topology for STATCOM applications [9], [10].

The YYMMC can be equipped with Half-Bridge (HB) cells [11]–[14] or Full-Bridge (FB) cells [15], [16]. Despite the similarity between the two configurations, YYMMC with FB cells is more beneficial for HVDC links with over-head lines due to its functionality during dc line faults [17], [18]. The use of FB cells can be beneficial for STATCOM applications as well, since it allows any desirable pole-to-pole dc voltage. As a difference compared with HVDC applications, in a STATCOM the dc terminals of the YYMMC are floating and, thus, the pole-to-pole dc voltage can be set to any value. This freedom in the selection of the dc voltage can improve the converter ratings as compared with the YYMMC with half-bridge cells [19], [20]. The classical strategy to balance the capacitor voltages for the YYMMC is based on proper control of the circulating dc currents that flows in the converter's phaselegs. Although effective, this strategy does not lead to an optimal use of the converter, especially in case of unbalanced conditions.

The aim of this paper is to propose and investigate a novel capacitor voltage-balancing strategy for the full-bridge YYMMC STATCOM when the system is operated under unbalanced conditions. The proposed strategy, based on zerosequence voltage injection, manipulates the current distribution between the arms of the YYMMC to avoid the high zerosequence voltage demand. It is shown that the proposed balancing strategy leads to a reduction of the converter ratings as compared with the classical strategy.

II. CAPACITOR VOLTAGE BALANCING STRATEGIES

In this section the issue with the capacitor voltage balancing under unbalanced conditions is described and then the classical and proposed strategies to tackle the issue are presented.

Fig. 1 shows the YYMMC connected to a generic ac grid. The cells forming the converter can be either HB or FB cells. From hereafter YYMMC using FB cells will be denoted by YYMMC for simplicity. Note that the YYMMC can be seen

 $V_{\text{dc},\text{ul}}$: dc-offset of the upper and lower reference voltages $I_{dc,abc}$: dc circulating current between phase

 \overline{V}_{abc} at reference voltage phasor of the upper and lower arms

 $\overline{V}_{0,nl}$: ac zero sequence voltage phasor of the upper and lower arms

 $\bar{I}_{\rm abc}$: Phase line currnet phasors

 $\bar{I}_{\rm a,ul}$: Upper and lower $\frac{1}{2}$ arm currnet phasors in phas – a

 \overline{I}_a^{\pm} : Positive- and negative-seqeunce currnet phasors in phase-a

 λ^{\pm} : Positive- and negative-seqeunce currnet distribution coefficient

 $\overline{V}_{abc,u} = \overline{Z}_{f}\overline{I}_{abc} + \overline{Z}_{g}\overline{I}_{abc} + \overline{E}_{abc} + \overline{E}_{abc} + \overline{E}_{abc} + \overline{E}_{abc}$

Fig. 1. YYMMC and its simplified circuit diagram.

as two CHB-Y connected in parallel. The simplified circuit diagram of this topology is illustrated on the right side of Fig. 1. In the figure, superscripts \pm represent positive- and negative-sequence components, subscripts *u* and *l* represent upper and lower arms respectively, capital letters with over-line represent phasor quantities and finally small letters represent instantaneous quantities.

It is assumed that the YYMMC is loss-less, i.e. for STAT-COM operation (only reactive power exchange with the grid) and under balanced conditions the active power exchange in each arm is zero. Therefore, the capacitor voltages will remain constant at their set point. On the other hand, under unbalanced conditions, e.g. when the YYMMC exchanges both positiveand negative-sequence reactive current with the grid, the interaction between the positive- and negative-sequence voltages and currents can cause non-zero and unequal active power distribution between the converter's phase legs $¹$. This causes</sup> the capacitor voltages to deviate from their set point.

To demonstrate this phenomena, a case when the YYMMC exchanges both positive- and negative-sequence currents with the grid is considered in Fig. 2 using PSCAD simulation tool. The line currents are equally distributed between the upper and lower arm of the converter and, therefore, the results are shown only for the upper arm. Fig. 2 (a) shows the threephase upper arm currents $(i_{abc,u}(t))$, (b) shows the threephase power (calculated as $0.5 \text{Re} \left\{ \overline{V}_{abc,u} \overline{I}_a^* \right\}$ abc,u $\}$ and (c) shows the upper arm capacitor voltages in all the three phases. Between 0 and 50 ms, the YYMMC exchanges only positivesequence current with peak value of 0.55 pu with the grid. During this period, the powers in each phase are zero and capacitor voltages remain at their set point (1 pu). At 50

Fig. 2. Unbalanced active power distribution among the phase-legs of the YYMMC under unbalanced conditions. (a) upper arm three-phase ac-current, (b) upper arm three-phase active power, (c) upper arm capacitor voltages (blue:phase-a, red:phase-b, yellow:phase-c).

ms, the YYMMC exchanges 0.1 pu negative-sequence current together with the previous positive-sequence current. Fig. 2 (b) shows the resulting unbalanced power that leads to the capacitor voltage deviation, as displayed in Fig. 2 (c). To keep the capacitor voltages at their set point, a mechanism to counteract the active power unbalance and force the active power in each phase to zero is therefore required, as described in the following sections.

A. Classical capacitor-balancing strategy

With this strategy, the ac line current is equally distributed between the upper and lower arms of the YYMMC and the active power unbalance is counteracted by forcing dc currents to flow in the converter legs. Considering the variables definition in Fig. 1, this case can be summarized as:

$$
\lambda^{\pm} = \frac{1}{2}, \overline{I}_{abc,ul} = \frac{\overline{I}_{abc}}{2}
$$

$$
\overline{V}_{abc,u} = \overline{V}_{abc,l} = \overline{V}_{abc}, V_{dc,ul} = V_{dc}, V_{0,ul} = 0 \qquad (1)
$$

$$
V_{dc}I_{dc,abc} + \text{Re}\left\{\frac{\overline{V}_{abc}\overline{I}_{abc}^*}{4}\right\} = 0
$$

¹Note that under unbalanced condition the sum of the three-phase power is still zero.

1) Optimal selection of V_{dc} : For the YYMMC, unlike the YYMMC using HB cells, infinite combinations of V_{dc} and $I_{dc,abc}$ can be used to force the active power in each arm to zero. Each of these combinations leads to a specific converter rating and, therefore, an algorithm is required to select the optimal V_{dc} .

To identify the optimal selection of V_{dc} , a case study is here considered. Assume that the converter exchanges $I^+ = I^ 0.5\angle \frac{\pi}{2}$ pu with a balanced grid of 1 pu voltage $(\overline{E}^+) = 1$ pu, \overline{E} = 0 pu) and \overline{Z}_{g} = 0 pu. Moreover, the filter reactance X_{f} is 0.15 pu, while the filter resistance is neglected. In Fig. 3 (a), the combinations of V_{dc} and $I_{\text{dc,abc}}$ for $0.3 \leq V_{\text{dc}} \leq 0.7$ pu that fulfill (1) are displayed. The converter ratings, defined as energy variation ΔW (from hereafter shown with W and called energy for simplicity) and semiconductor ratings S , are then calculated for each arm as:

$$
w_{abc}(t) = \int (v_{abc}(t) + V_{dc}) \left(\frac{i_{abc}(t)}{2} + I_{dc,abc} \right) dt
$$

\n
$$
W = \max \left[peak \text{ to peak } \{ w_{abc}(t) \} \right]
$$

\n
$$
S = \max \left[\left(V_{abc} + V_{dc} \right) \right] \max \left[I_{abc/2} + |I_{dc,abc} | \right]
$$
 (2)

where $v_{abc}(t) = V_{abc} \cos(\omega t + \angle \overline{V}_{abc})$ and $i_{abc}(t)$ = I_{abc} cos $(\omega t + \angle \overline{I}_{abc})$ with ω the angular frequency. In (2), the instantaneous energy in each arm $(w_{abc}(t))$ is calculated first. Since the average power in each arm is set to zero, $w_{abc}(t)$ contains only oscillatory terms with a specific peak-to-peak value for each arm. The energy rating W is the maximum peak-to-peak value among the arms. The semiconductor rating S is calculated by multiplying the maximum voltage and current among the arms. The overall converter ratings is calculated by multiplying the arm ratings by 6 (total number of arms in YYMMC). The overall ratings is divided by the base power for normalization.

The normalized energy (expressed in seconds) and semiconductor (in per unit pu) ratings as a function of V_{dc} are shown in Fig. 3 (b) and (c), respectively. From the obtained results, it is possible to observe that a minimum exists both for *W* and *S* for certain V_{dc} values.

Note that V_{dc} cannot be arbitrarily changed in a YYMMC with HB cells, as the selection of the dc voltage is dictated by the rated ac voltage.

Fig. 3. (a) Circulating dc current in each phase $I_{dc,abc}$ and (b,c) normalized energy and semiconductor ratings versus dc voltage V_{dc} for $I^{\pm} = 0.5 \angle \frac{\pi}{2}$.

B. Proposed capacitor-balancing strategy

In the proposed capacitor-balancing strategy, zero-sequence voltage is utilized to counteract the unbalanced power instead of using dc voltage and dc circulating currents. This strategy can be summarized as

$$
V_{\text{dc},\text{ul}} = I_{\text{dc},\text{abc}} = 0, \ 0 \le \lambda^{\pm} \le 1
$$

Re
$$
\{ (\overline{V}_{0,\text{ul}} + \overline{V}_{\text{abc},\text{ul}}) \overline{I}_{\text{abc},\text{ul}}^* \} = 0
$$
 (3)

1) Optimal selection of λ^{\pm} . The basic idea behind the proposed strategy for YYMMC is that different zero-sequence voltages can be applied to the upper and the lower arm of the converter. Thus, the line current can be distributed in any desirable way between the arms, i.e., $0 \leq \lambda^{\pm} \leq 1$ in Fig. 1. To determine the optimal value for λ^{\pm} , and thereby the optimal current distribution between the upper and lower arms, the same case study as in the previous section is considered. The required zero-sequence voltage for each arm to fulfill (3) are calculated in the same way as in [7] for each selected λ^{\pm} . The calculations are summarized as follows:

$$
\tan \angle \overline{V}_{0,ul} = \frac{(P_{\text{disb,ul}} - K_{2,ul})K_{3,ul} - (P_{\text{disa,ul}} - K_{1,ul})K_{5,ul}}{(P_{\text{disb,ul}} - K_{1,ul})K_{6,ul} - (P_{\text{disa,ul}} - K_{2,ul})K_{4,ul}}
$$

\n
$$
V_{0,ul} = \frac{P_{\text{disa,ul}} - K_{1,ul}}{K_{3,ul} \cos(\angle \overline{V}_{0,ul}) + K_{4,ul} \sin(\angle \overline{V}_{0,ul})}
$$

\n
$$
K_{1,ul} = \frac{1}{2} \text{Re} \left[\overline{V}_{a,ul}^{\dagger} \overline{I}_{a,ul}^{\dagger} + \overline{V}_{a,ul}^{\dagger} \overline{I}_{a,ul}^{\dagger*} \right]
$$

\n
$$
K_{2,ul} = \frac{1}{2} \text{Re} \left[\overline{V}_{b,ul}^{\dagger} \overline{I}_{b,ul}^{\dagger*} + \overline{V}_{b,ul} \overline{I}_{b,ul}^{\dagger*} \right]
$$

\n
$$
K_{3,ul} = \frac{1}{2} \text{Re} \left[\overline{I}_{a,ul} \right], K_{4,ul} = \frac{1}{2} \text{Im} \left[\overline{I}_{a,ul} \right]
$$

\n
$$
K_{5,ul} = \frac{1}{2} \text{Re} \left[\overline{I}_{b,ul} \right], K_{6,ul} = \frac{1}{2} \text{Im} \left[\overline{I}_{b,ul} \right]
$$

\n(4)

where the terms $P_{\text{disa},\text{ul}}$ and $P_{\text{disb},\text{ul}}$ represent any disturbance powers in phase a and b , which are caused by non-idealities in an actual system. In an ideal system the disturbance powers are zero. Thus, for theoretical investigations, $P_{\text{disa},\text{ul}}$ and $P_{\text{disb},\text{ul}}$ are set to zero.

Once the required zero-sequence voltages are available, the arm energy and semiconductor ratings for each selected λ^{\pm} are calculated from (5) and the normalized results are shown in Fig. 4. Thus, by minimizing the semiconductor or energy ratings the optimal values for λ^{\pm} can be determined.

$$
w_{abc,ul}(t) = \int \left(v_{abc,ul}(t) + v_{0,ul}(t) \right) \left(i_{abc,ul}(t) \right) dt
$$

\n
$$
W = \max \left[peak \text{ to peak } \{ w_{abc,ul}(t) \} \right]
$$

\n
$$
S = \max \left[\left| \overline{V}_{abc,ul} + \overline{V}_{0,ul} \right| \right] \max \left[I_{abc,ul} \right]
$$
 (5)

where $v_{0,\text{ul}}(t) = V_{0,\text{ul}} \cos(\omega t + \angle \overline{V}_{0,\text{ul}})$.

Note that the selected case study $(I^+ = I^- = 0.5 \angle \frac{\pi}{2})$ pu) results in an infinite zero-sequence voltage demand for the CHB-Y. However, the extra degree of freedom introduced by the YYMMC allows an asymmetric distribution of the positive- and negative-sequence currents between the arms (by proper selection of λ^+ and λ^-), thus avoiding the singularity.

Fig. 4. (a) normalized energy, and (b) semiconductor ratings versus λ^{\pm} for $I^{\pm} = 0.5 \angle \frac{\pi}{2}$ with the proposed strategy.

Note that this strategy cannot be used with the YYMMC using HB cells, since the dc voltage cannot be arbitrarily changed.

C. Combined strategy

The active power unbalance can also be counteracted by combining the classical and the proposed capacitor-balancing strategy, as

$$
V_{\text{dc},\text{ul}}I_{\text{dc},\text{abc}} + \text{Re}\left\{\frac{\left(\overline{V}_{0,\text{ul}} + \overline{V}_{\text{abc},\text{ul}}\right)\overline{I}_{\text{abc},\text{ul}}^*}{2}\right\} = 0 \quad (6)
$$

where the zero-sequence voltages are calculated as in (4) with a minor modification in $K_{1,\text{ul}}$ and $K_{2,\text{ul}}$ as:

$$
K_{1,ul} = \frac{1}{2} \text{Re}\left[\overline{V}_{a,ul}^{+} \overline{I}_{a,ul}^{-*} + \overline{V}_{a,ul}^{-} \overline{I}_{a,ul}^{+*}\right] + V_{dc,ul} I_{dc,a}
$$

\n
$$
K_{2,ul} = \frac{1}{2} \text{Re}\left[\overline{V}_{b,ul}^{+} \overline{I}_{b,ul}^{-*} + \overline{V}_{b,ul}^{-} \overline{I}_{b,ul}^{+*}\right] + V_{dc,ul} I_{dc,b}
$$
\n(7)

Aiming at minimizing either the semiconductor or energy ratings, the dc voltages ($V_{\text{dc},\text{ul}}$), dc currents ($I_{\text{dc},\text{ab}}$)² and λ^{\pm} can be selected among all the possible solutions. Arm energy and semiconductor ratings are calculated as

$$
w_{abc,ul}(t) = \int \frac{(v_{abc,ul}(t) + v_{0,ul}(t) + V_{dc,ul})}{(i_{abc,ul}(t) + I_{dc,abc}) dt}
$$

\n
$$
W = \max \left[peak \text{ to peak } \{w_{abc,ul}(t)\} \right]
$$

\n
$$
S = \max \left[\left| \overline{V}_{abc,ul} + \overline{V}_{0,ul} \right| + \left| V_{dc,ul} \right| \right] \max \left[I_{abc,ul} + \left| I_{dc,abc} \right| \right]
$$

\n(8)

III. COMPARISON OF BALANCING STRATEGIES

In this section, the impact of each balancing strategy on converter ratings are compared. The converter's ratings are calculated for $I^{\pm} = 0.5$, $\overline{\angle I}^+ = \frac{\pi}{2}$, $\frac{\pi}{6} \le \overline{\angle I}^- \le \frac{\pi}{2}$. Note that for the YYMMC using HB cells, the semiconductor rating in (2) must be multiplied by 0.5 since FB cells have twice the semiconductor components compared with the HB cells. The energy rating can be calculated from (2) without any change. The obtained results are shown in Fig. 5. In particular, Fig. 5(a) and Fig. 5(b) show the normalized energy and semiconductor ratings when minimizing energy, while Fig. 5 (c) and (d) show the same results when minimizing semiconductor rating. It can be observed that in all cases, the YYMMC shows much lower

Fig. 5. Converter ratings. Magenta(YYMMC using HBs), blue(YYMMC, classical), dashed-red (YYMMC, proposed), Black(YYMMC, combined). (a,b) with W minimization; (c,d) with S minimization.

TABLE I MAXIMUM RATINGS FOR YYMMC WITH EACH STRATEGY

aim	cell type	strategy	$W_{\rm max}$ (ms)	$S_{\rm max}(pu)$
	FB	classical		4.08
minimization	FB	proposed		5.64
	FB	combined		5.64
	FB	classical		4.08
minimization	FB	proposed	6.4	4.16
	FB	combined		4.24
	ΗB	classical		232

energy ratings as compared to the YYMMC using HB cells at the price of higher semiconductor ratings; this is of course not surprising, as FB cells have double number of components as compared with HB cells.

A quantitative comparison between the considered strategies for the YYMMC together with the case of YYMMC with HB cells is reported Table I. Among the three considered balancing strategies, the results for W minimization show that the proposed strategy leads to reduced energy ratings as compared with the classical strategy (similar results are obtained when using the combined strategy). On the other hand, the use of the proposed strategy leads to an increase in the semiconductor ratings. When minimizing S instead, the proposed strategy leads to a 20% reduction in energy with almost no variation in semiconductor rating, indicating the effectiveness of the proposed balancing strategy.

IV. IMPLEMENTATION AND SIMULATION VERIFICATION

The YYMMC STATCOM with the considered balancing strategies is simulated using PSCAD. A controller determines the reference voltages, which are then synthesized by a modulator stage. The different parts of the simulation model and the obtained results are provided in this section.

A. Control implementation of classical strategy

v

The controller output (reference voltages) for each arm with the classical approach are:

$$
v_{abc,u}^{*}(t) = v_{abc}^{*}(t) + v_{dc}^{*} + v_{dc,abc}'
$$

\n
$$
v_{abc,l}^{*}(t) = v_{abc}^{*}(t) - v_{dc}^{*} - v_{dc,abc}'
$$
\n(9)

²Note that only $I_{dc,ab}$ are the variable terms. The dc current in phase c is calculated as $I_{\text{dc},c} = -I_{\text{dc},a} - I_{\text{dc},b}$ since the dc currents should only flow between the arms.

where $v_{abc}^*(t)$ are the ac reference voltages to enforce the demanded ac currents in the system, v_{dc}^* is the dc voltage reference and $v_{\text{dc,abc}}$ is to adjust the dc current in each phase leg. Note that $v_{\text{dc,abc}}$ were not considered for the theoretical investigation since their values are negligible.

Fig. 6 shows the block diagram of the classical strategy. The $v_{abc}^*(t)$ are calculated by the Current Controller (CC). The CC is implemented in the dq−frame for both positiveand negative-sequences using PI-controllers [21]. The line currents and PCC voltages (here $e_{abc}(t)$ assuming $Z_g = 0$) are measured and transferred to the dq−frame using a transformation angle θ , which is calculated using a Phase Locked Loop (PLL). The dq -frame is aligned with the grid positivesequence voltage. Therefore, the direct component of the positive-sequence current reference (i_d^*) is used to control the active power and the capacitor voltages in the system. This is done by comparing the average square voltage of all the capacitor voltages ($v_{\rm c,avg}^2$) with a reference $v_{\rm c}^{*2}$ (where $v_{\rm c}^*$ is the capacitor voltage reference for each cell) and passing the error through a P-controller (P1) to determine the i_d^* . Quadratic component of the positive-sequence current reference (i_q^{+*}) as well as the negative-sequence current references (\overline{i}^{-*}) are determined by the desired positive- and negative-sequence reactive powers. The v_{dc}^{*} is set to a desired value. Having v_{dc}^{*} , $v_{\text{abc}}^{*}(t)$ and the line currents, the required dc current references $(i_{dc,abc})$ to counteract the unbalanced powers in the phase-legs are calculated from (1). The dc currents calculation in (1) does not include the non-idealities such as switching harmonics and disturbances and a small adjustment is required to set the calculated $i_{\text{dc,abc}}^*$ to suitable values. Therefore, the average square voltage of the capacitor voltage in each phase leg $(v_{\text{c,avg,abc}}^2)$ are compared with $v_{\text{c,avg}}^2$ and the errors are passed through the P-controllers (P2) and then added to the $\hat{i}^*_{\text{dc,abc}}$ to form the final dc current references. The dc currents are controlled by the P-controller (P3) as shown in Fig. 6.

The modulator, based on the cell sorting approach, generates the switching pulses. The basic idea with the cell sorting approach is that at each control cycle, if the state of the phase leg is in the charging mode (current flows into the positive terminal of the capacitors) then capacitors at each phase are sorted in ascending order. The reference voltage is then modulated using capacitors with the lowest voltage. The same process can be used for the discharging mode. However, at the discharging mode the capacitors with the highest voltages are used instead. With this approach all the capacitor voltages in a phase-leg are equally charged without using extra controllers.

B. Control implementation of proposed capacitor-balancing strategy

The controller output for each arm with the proposed capacitor-balancing strategy are:

$$
v_{t,abc,u}^{*}(t) = v_{abc,u}^{*}(t) + v_{o,u}^{*}(t)
$$

$$
v_{t,abc,l}^{*}(t) = v_{abc,l}^{*}(t) + v_{o,l}^{*}(t)
$$
 (10)

where $v_{abc,u}^*(t)$ and $v_{abc,l}^*(t)$ are the ac reference voltages for the upper and lower arms to enforce the demanded ac currents in the system and $v_{o,\mathrm{u}}^*(t)$ and $v_{o,\mathrm{l}}^*(t)$ are the required zero-sequence voltages at each arm for the capacitor voltage balancing purpose.

Fig. 7 shows the block diagram of the controller for the upper arm of the converter. A similar controller is also implemented for the lower arm.

Based on the demanded positive- and negative-sequence reactive currents, the upper and lower arm reference reactive currents are determined as described in Section II-B1 to either minimize the energy or semiconductor ratings. The total capacitor voltage in each arm is controlled through the corresponding active component of the positive-sequence current reference. As an example, for the upper arm of the converter, displayed in Fig. 7, the average square voltage of all the capacitor voltages in the upper arm of the converter $(v_{\text{c,avg,u}}^2)$ is compared with the reference (v_c^{*2}) and the error is passed through a P-controller (P4) to determine the $i_{d_1}^{+*}$ $\mathbf{H}_{\mathbf{d},\mathbf{u}}^+$. The reference currents are then passed through the CC to determine the ac voltages $(\overline{v}_{abc,u})$.

To counteract the unbalanced powers, a zero-sequence voltage is calculated and superposed to the ac voltages. The required zero-sequence voltage is calculated from (4). To take

Fig. 6. Control block diagram using classical capacitor-balancing strategy.

Fig. 7. Control block diagram using proposed capacitor-balancing strategy (shown for upper arm only, similar controller is implemented for lower arm as well).

into account the disturbance powers $p_{\text{dis.ab.u.}}$, the average square voltage of the capacitor voltage in phase a and b of the upper arm $(v_{\text{c,avg,ab,u}}^2)$ are compared with $v_{\text{c,avg,u}}^2$ and the errors are passed through P-controllers (P5).

Once the reference voltage is calculated, the modulator generates the switching pulses with the cell sorting approach as described earlier.

C. Simulation results

The YYMMC shown in Fig. 1 is simulated in PSCAD. The system and control parameters of the simulation model are listed in Table II. Note that the converter ratings are independent from the number of cells, cell-capacitor voltage and cell-capacitor size; thus, the selection of these values in the simulation model will not impact the verification of the theoretical results. Therefore, also to overcome the limitation in the maximum number of electrical nodes in the simulation program, a low number of high-voltage cells has been selected.

1) Simulation results using classical strategy and optimal selection of V_{dc} . According to the results in Fig. 5 for the classical strategy, the maximum energy rating among the selected case studies occurs at $\angle T = 0.9$ rad, which is selected as the worst case scenario for the simulation demonstration. Fig. 8 (a) shows the simulated capacitor voltage for two different selections of the dc voltage: a non-optimal v_{dc}^{*} =27 kV, blue curve, and the optimal v_{dc}^{*} =10.8 kV, red curve. In the figure, only the capacitor voltage that presents the maximum peak-to-peak variation is depicted for clarity. Analogously, Figs. 8 (b) and (c) show the arm current and arm voltage characterized by the maximum peak among all the arms, respectively. Finally, Fig. 8 (d) displays the threephase line current, which is independent from the selected V_{dc} .

Fig. 8 (a) clearly shows that the optimal selection of V_{dc} results in lower capacitor voltage variation, which corresponds

TABLE II SYSTEM AND CONTROL PARAMETERS OF THE SIMULATION MODEL

3-phase rated power	S _b	120 MVA
Rated voltage	E^+	33 kV
Grid inductance	$L_{\rm g}$	0 _H
Filter inductance	$L_{\sf f}$	4.3 mH
Filter resistor	$R_{\rm f}$	0.14Ω
Cell capacitor size	C	4 mF
Cell capacitor voltage	$V_{\rm c}^*$	16 kV
Number of cells per arm	\overline{N}	4
Grid frequency	$f_{\rm o}$	50 Hz
Sampling frequency	$f_{\rm s}$	6 kHz
Cell switching frequency	$f_{\rm sw}$	1.5 kHz
Simulation time step	$t_{\rm sim}$	$1 \mu s$
CC proportional gain, classical strategy	$K_{\rm pc}$	5.44
CC integral gain, classical strategy	K_{ic}	176
CC proportional gain, proposed strategy	$K_{\rm pp}$	10.88
CC integral gain, proposed strategy	$K_{\rm ib}$	352
Control gain	P_1	0.05
Control gain	P ₂	$0.25\!\slash_{\!V_{\rm dc}}$
Control gain	P_3	20
Control gain	P_4	0.025
Control gain	P_5	0.25

Fig. 8. Simulation results of classical strategy with i_q^{+*} $= 0.5$ pu (capacitive) , $i^{-*} = 0.5 \text{pu}, \angle \overline{i}^{-*} = 0.9 \text{rad}, \overline{e}^+ = 1 \text{pu}, \overline{e}^- = 0 \text{pu}.$ (a) capacitor voltage with maximum peak-to-peak voltage variation, (b) and (c) arm current and voltage with maximum peaks and (d) line current. Blue: v_{dc}^{+*} =27 kV, red: v_{dc}^{+*} =10.8 kV.

to lower energy rating of the converter. The arm voltage (see Fig. 8 (c)) is also reduced, as the dc offset of the reference voltages reduces. The reduction in the peak arm voltage is equal to the reduction of the V_{dc} (16.2 kV). However, the reduction in the V_{dc} leads to an increase in the arm current, as it can be seen from Fig. 8 (b), since $I_{\text{dc}} \propto \frac{1}{V_{\text{dc}}}$.

The results obtained can be used to calculate the energy and semiconductor rating of the converter, as

$$
W = 0.5CN(V_{\rm c,max}^2 - V_{\rm c,max}^2)
$$
 (11)

with $V_{\text{c,max}}$ and $V_{\text{c,min}}$ the maximum and minimum value of the capacitor voltage. The arm semiconductor rating is calculated by multiplying the peak values of the arm voltage and current ³.

For the same operating conditions, the dc voltage v_{dc}^{*} is varied between 0.24 pu and 1 pu and the corresponding normalized energy and semiconductor ratings are calculated and depicted in Fig. 9. In the figure, the same quantities obtained through the analytical analysis presented in Section II-A1 are shown for comparison. As it can be seen from the figure, very good agreement between the simulation and the analytical model is obtained, clearly indicating that a proper selection of the dc voltage V_{dc} can minimize the energy or semiconductor requirements of the converter.

2) Simulation results using proposed strategy: In order to compare and observe the advantage of the proposed strategy, the same case study as the one presented in the previous section is here considered. Starting with the minimization of the semiconductor rating, the algorithm in Section II-B1 calculates the current distribution factors of $\lambda^+ = 0.9$ and $\lambda^- = 0.1$. The obtained steady-state results with the determined current distribution factors are displayed in Fig. 10.

Fig. 10 (a) shows the capacitor voltage of the cell with the maximum peak-to-peak voltage variation among all the cells with the proposed strategy (blue), while the red result shows the optimum capacitor voltage obtained previously with the

³The overall and normalized ratings can then be calculated by multiplying the results by 6 and dividing by the base power.

Fig. 9. Simulation (in red) and theoretical (in blue) results of normalized energy (on left) and semiconductor ratings (on right) of classical strategy with $i_{\rm q}^{++} = 0.5$ pu (capacitive), $i^{-*} = 0.5$ pu, ∠ $i^{-*} = 0.9$ rad, $\overline{e}^+ = 1$ pu, $\overline{e}^- =$ 0pu and $0.24 \le v_{\text{dc}}^* \le 1$ pu.

classical strategy (with v_{dc}^{*} =10.8 kV). Fig. 10 (b) shows the line current. The line current is similar to the line current in Fig. 8 (d) since the same operating condition is considered for both strategies. Figs. 10 (c) and (d) show the upper and lower arm voltage and (e) and (f) show the upper and lower arm currents, respectively. Observe that the asymmetrical distribution of the line current leads to asymmetrical upper and lower arm voltage and current.

Fig. 10 (a) clearly shows that the proposed strategy results in lower capacitor voltage variations. The calculated energy rating with the proposed strategy from (11) is 5.2 ms, which is 35% lower than what is obtained when using the classical strategy. On the other hand, the calculated semiconductor rating when using the proposed strategy is 3.4 pu, which is equal to what has been obtained when using the classical strategy. Thus, for the selected operating condition, the proposed strategy leads to a drastic reduction in the energy rating with equal semiconductor rating as compared with the classical strategy.

The simulation is repeated with the proposed strategy when

Fig. 10. Simulation results of proposed strategy with i_q^{++} $= 0.5$ pu (capacitive) , $i^{-*} = 0.5 \text{pu}$, $\overline{zi}^{-*} = 0.9 \text{rad}$, $\overline{e^+} = 1 \text{pu}$, \overline{e} $= 0 \text{nu}$ (a) capacitor voltage with maximum peak-to-peak voltage variation (blue: proposed, red: classical strategy), (b) line current, (c) and (d) upper and lower arm voltage (e) and (f) upper and lower arm current. $\lambda^+ = 0.9$ and $\lambda^- = 0.1$ for semiconductor minimization.

aiming at minimizing the energy rating. The optimization algorithm determines the current distribution factors as $\lambda^+ = 0.95$ and $\lambda^- = 0.3$ and the steady-state results are shown in Fig. 11. The calculated energy and semiconductor ratings are 4 ms and 4.2 pu, respectively. Therefore, When minimizing the energy, a larger reduction in energy rating can be achieved compared with the classical strategy. However, a slight increase in the semiconductor occurs.

Note that the operating conditions considered for the simulation ($\angle T = 0.9$ rad) result in the highest energy rating for the classical strategy (worst case scenario for classical strategy). However, the highest energy rating with the proposed strategy occurs at $\angle \overline{I} = \pi/2$ (see Fig. 5). Therefore, another simulation is conducted with the proposed strategy for $\angle \overline{I}^- = \pi /2$ for completeness of the investigation. The results of this case study are shown in Fig. 12 with (a) showing the capacitor voltages with the highest peak-to-peak voltage variation among all the cell and (b,c) showing the arm voltage and arm current with the highest peak values, respectively (blue: W minimization and yellow: S minimization).

From the simulation results and with W minimization, the energy and semiconductor ratings with the proposed strategy are measured as 4.4 ms and 5.72 pu, respectively. Comparing these results with the results from the worst case scenario of the classical strategy ($\angle \overline{I}^{-} = 0.9$ rad, $W=8$ ms and $S=4$), the proposed strategy leads to reduced energy ratings but increased semiconductor ratings.

With S minimization instead, the energy and semiconductor ratings are calculated as 6.4 ms and 4.16 pu, respectively. Comparing the worst case scenarios of both strategies, the proposed strategy leads to 20% reduction in energy with approximately equal semiconductor ratings as compared with the classical one.

Fig. 11. Simulation results of the proposed strategy with similar figure labels and operating condition as in Fig. 10 but with energy minimization instead $(\lambda^+ = 0.95$ and $\lambda^- = 0.3)$.

Fig. 12. Simulation results of the proposed strategy with $\angle i^{\pi-*} = \frac{\pi}{2}$. (a) cap voltages, (b,c) arm voltages and currents, respectively. Blue: W minimization, yellow: S minimization.

V. CONCLUSION

In this paper, a novel capacitor-voltage balancing strategy for YYMMC STATCOM operated under unbalanced conditions has been presented. The proposed strategy is based on zero-sequence voltage injection and asymmetric distribution of the line current between the converter arms. It has been shown that the use of the proposed balancing strategy results in significant reduction of the converter energy ratings compared to the classical approach without compromising the semiconductor ratings of the device. The theoretical results have been verified through time-domain simulations.

REFERENCES

- [1] R. E. Betz, T. Summers, and T. Furney, "Symmetry compensation using a H-bridge multilevel STATCOM with zero sequence injection," in proc. IEEE IAS Annual Meeting, pp. 1724–1731, Oct. 2006.
- [2] J. Yutaka Ota, Y. Shibano, and H. Akagi, "A phase-shifted PWM dstatcom using a modular multilevel cascade converter (SSBC); part II:Zero-voltage-ride-through capability," IEEE Trans. Ind. Appl., vol. 51, no. 1, pp. 289-296, Jan. 2015.
- [3] Q. Song, and W. Liu, "Control of a cascade statcom with star configuration under unbalanced conditions," IEEE Trans. on Power Electron., vol. 24, no. 1, pp. 45-58, Jan. 2009.
- [4] M. Hagiwara, R. Maeda, and H. Akagi, "Negative-sequence reactive power control by a PWM statcom based on a modular multilevel cascade converter (MMCC-SDBC)," IEEE Trans. Ind. Appl., vol. 48, no. 2, pp. 720-729, Mar. 2012.
- [5] S. Du, J. Liu, J. Lin, and Y. He, "Control strategy study of statcom based on cascaded PWM h-bridge converter with delta configuration,' in Proc. Int. Power Electron. Motion Control, vol. 1, pp. 345-350, June. 2012.
- [6] S. Du, J. Liu, "A brief comparison of series-connected modular topology in statcom application," in Proc. IEEE ECCE Asia Downunder, pp. 456- 460, Jun. 2013.
- [7] E. Behrouzian, and M. Bongiorno, "Investigation of negative-sequence injection capability of cascaded H-bridge converters in star and delta configuration," IEEE Trans. on Power Electron., vol. 32, no. 2, pp. 1675– 1683, Feb. 2017.
- [8] T. Wijnhoven, G. Deconinck, T. Neumann, and I. Erlich, "Control aspects of the dynamic negative sequence current injection of type 4 wind turbines," in Proc.IEEE PES General Meeting, Expo., Jul. 2014.
- [9] C. Xu, K. Dai, Z. Chen, and Y. Kang, "Unbalanced PCC voltage regulation with positive- and negative-sequence compensation tactics for MMC-dstatcom," IEEE Trans. on IET Power Electron., vol. 9 , no. 15, pp. 2846–2858, 2016.
- [10] A. F. Cupertino, J. V. Farias, H. A. Pereira, S. I. Seleme, and R. Teodorescu, "Comparison of DSCC and SDBC modular multilevel converters for statcom application during negative sequence compensation," IEEE Trans. on Ind. Electron., vol. 66 , no. 3, pp. 2302–2312, March 2019.
- [11] H. Mohammadi, and M. Tavakoli Bina, "A transformerless mediumvoltage statcom topology based on extended modular multilevel converters," IEEE Trans. Power Electron., vol. 26, no. 5, pp. 1534–1545, Oct. 2010.
- [12] A. Du, and J. Liu, "A study on DC voltage control for chopper-cellbased modular multilevel converters in D-STATCOM application," IEEE Trans. Power Del., vol. 28, no. 4, pp. 2030–2038, Oct. 2013.
- [13] A. E. Leon, and S. J. Amodeo, "Energy balancing improvement of modular multilevel converters under unbalanced grid conditions," IEEE Trans. Power Electron., vol. 32, no. 8, pp. 6628–6637, Aug- 2017.
- [14] A. E. Leon, and S. J. Amodeo, "Internal balance during low-voltage-ridethrough of the modular multilevel converter statcom," Journal Energies, vol. 10, Issue no. 7, Article no. 935, Jul. 2017.
- [15] N. hitichaiworakorn, M. Hagiwara, H. Akagi, "Experimental verification of a modular multilevel cascade inverter based on double-star bridge cells," IEEE Trans. Ind. Appl., vol. 50, no. 1, pp. 509–519, 2014.
- [16] B. Li, S. Shi, D. Xu, and W. Wang, "Control and analysis of the modular multilevel DC de-icer with statcom functionality," IEEE Trans. on Ind. Electron., vol. 63 , no. 9, pp. 5465–5476, Sept. 2016.
- [17] E. Kontos, G. Tsolaridis, R. Teodorescu, and P. Bauer, "Full-bridge MMC DC fault ride-through and STATCOM operation in multi-terminal HVDC grids," Bull. Pol. Ac.: Tech., vol. 65, no. 5, pp. 653–662, 2017.
- [18] Q. Chen, R. Li, and X. Cai, "Analysis and fault control of hybrid modular multilevel converter with integrated battery energy storage system, IEEE j. emerg. sel. top. power electron., vol. 5 , no. 1, pp. 64–78, March 2017
- [19] T. Tanaka, K. Ma, H. Wang, and F. Blaabjerg, "Asymmetrical reactive power capability of modular multilevel cascade converter (MMCC) based statcoms for Offshore Wind Farm," IEEE Trans. on Power Electron., vol. 34 , no. 6, pp. 5147–5164, June 2019.
- [20] R. O. D Sousa, D. C. Mendonca, W. C. S. Amorim, A. F. Cupertino, H. A. Pereira, and R. Teodorescu, "Comparison of double star topologies of modular multilevel converters in STATCOM application," in Proc. IEEE Industry applications., pp. 622–629, 2018.
- [21] M. Bongiorno, and J. Svensson, "Voltage dip mitigation using shuntconnected voltage source converter," IEEE Trans. on Power Electron., vol. 22 , no. 5, pp. 1867–1874, June 2007.